Ph.D. Dissertation Defense - Jinwoo Kim

*********************************
There is now a CONTENT FREEZE for Mercury while we switch to a new platform. It began on Friday, March 10 at 6pm and will end on Wednesday, March 15 at noon. No new content can be created during this time, but all material in the system as of the beginning of the freeze will be migrated to the new platform, including users and groups. Functionally the new site is identical to the old one. webteam@gatech.edu
*********************************

Event Details
  • Date/Time:
    • Thursday April 14, 2022
      9:00 am - 11:00 am
  • Location: https://teams.microsoft.com/l/meetup-join/19%3ameeting_MWM3NzAyYzQtNGUxNi00YWMyLWIyZjMtYzFkMGJhYTA1YmI4%40thread.v2/0?context=%7b%22Tid%22%3a%22482198bb-ae7b-4b25-8b7a-6d7f32faa083%22%2c%22Oid%22%3a%223a078a8f-99c1-41fe-8fe4-9111ccc4e66a%22%7d
  • Phone:
  • URL:
  • Email:
  • Fee(s):
    N/A
  • Extras:
Contact
No contact information submitted.
Summaries

Summary Sentence: Electronic Design Automation Solutions and Design Tradeoffs for Emerging Heterogeneous 2.5D and 3D ICs

Full Summary: No summary paragraph submitted.

TitleElectronic Design Automation Solutions and Design Tradeoffs for Emerging Heterogeneous 2.5D and 3D ICs

Committee:

Dr. Sung-Kyu Lim, ECE, Chair, Advisor

Dr. Madhavan Swaminathan, ECE

Dr. Saibal Mukhopadhyay, ECE

Dr. Tushar Krishna, ECE

Dr. Hyesoon Kim, CoC

Abstract: The objectives of this dissertation span from addressing the shortcomings of 2D ICs including the scaling and the design complexity to design and CAD methodologies for emerging 2.5D and 3D integrations and observation on the design tradeoffs between technologies in each category. In the first part, we present a vertically-integrated EDA flow for an interposer-based 2.5D IC design which covers and fully automates the whole design phases of architecture, circuit and package, and study the tradeoffs on various 2.5D integration options including power delivery scheme and interposer technologies. We also present chiplet/interposer co-design flow for 2.5D PDN optimization to improve the power delivery in 2.5D system. In the second theme, we conduct the study on PPA and reliability tradeoffs between the state-of-the-art 3D integration technologies with the quantitative comparison. Moreover, we observe the impact of back-side PDN in micro-bumping 3D integration which improves the voltage-drop in 3D integration. Finally, we present a test-aware monolithic 3D IC design methodology using a carbon nanotube FET (CNFET), which is a BEOL transistor, enabling the effective defect screening and quality assurance of 3D interconnections.

Additional Information

In Campus Calendar
No
Groups

ECE Ph.D. Dissertation Defenses

Invited Audience
Public
Categories
Other/Miscellaneous
Keywords
Phd Defense, graduate students
Status
  • Created By: Daniela Staiculescu
  • Workflow Status: Published
  • Created On: Apr 6, 2022 - 4:49pm
  • Last Updated: Apr 6, 2022 - 4:49pm