Ph.D. Dissertation Defense - Anthony Agnesina

*********************************
There is now a CONTENT FREEZE for Mercury while we switch to a new platform. It began on Friday, March 10 at 6pm and will end on Wednesday, March 15 at noon. No new content can be created during this time, but all material in the system as of the beginning of the freeze will be migrated to the new platform, including users and groups. Functionally the new site is identical to the old one. webteam@gatech.edu
*********************************

Event Details
  • Date/Time:
    • Wednesday March 23, 2022
      3:30 pm - 5:30 pm
  • Location: https://teams.microsoft.com/l/meetup-join/19%3ameeting_MjdmZWY5ZDUtYzgxOC00ODRlLWJhMjEtNzU5ZWExNWRmMjQ0%40thread.v2/0?context=%7b%22Tid%22%3a%22482198bb-ae7b-4b25-8b7a-6d7f32faa083%22%2c%22Oid%22%3a%2211ed8e49-aa00-4270-95d2-37ba4f31295d%22%7d
  • Phone:
  • URL:
  • Email:
  • Fee(s):
    N/A
  • Extras:
Contact
No contact information submitted.
Summaries

Summary Sentence: Electronic Design Automation for High-Performance and Reliable 3D Memory Cubes and Processors

Full Summary: No summary paragraph submitted.

TitleElectronic Design Automation for High-Performance and Reliable 3D Memory Cubes and Processors

Committee:

Dr. Sung-Kyu Lim, ECE, Chair, Advisor

Dr. Shimeng Yu, ECE

Dr. Tushar Krishna, ECE

Dr. Madhavan Swaminathan, ECE

Dr. Hyesoon Kim, CoC

Abstract: This dissertation explores various techniques for the electronic design automation (EDA) of integrated circuits (IC) with high-performance and reliability features. We propose novel architectures, machine learning techniques, and physical design methodologies to improve the state-of-the-art technology. In the first theme, we conceive a new die stacking architecture for 3D memory cubes targeting space applications, complemented with custom radiation-hardened-by-design logic controllers. In the second theme, we explore machine learning to improve the implementation flow of a large field-programmable gate array (FPGA) emulation system and help tune the many knobs of a very-large-scale integration (VLSI) placement engine. Finally, for the third theme, we present a power, performance, area, and cost (PPAC) analysis of large-scale 3D IC processor designs, motivating our development of a new hierarchical 3D EDA flow focusing on a more holistic silicon area utilization.

Additional Information

In Campus Calendar
No
Groups

ECE Ph.D. Dissertation Defenses

Invited Audience
Public
Categories
Other/Miscellaneous
Keywords
Phd Defense, graduate students
Status
  • Created By: Daniela Staiculescu
  • Workflow Status: Published
  • Created On: Mar 8, 2022 - 4:31pm
  • Last Updated: Mar 8, 2022 - 4:31pm