Ravichandran Chosen for IEEE EPS Ph.D. Fellowship Award

*********************************
There is now a CONTENT FREEZE for Mercury while we switch to a new platform. It began on Friday, March 10 at 6pm and will end on Wednesday, March 15 at noon. No new content can be created during this time, but all material in the system as of the beginning of the freeze will be migrated to the new platform, including users and groups. Functionally the new site is identical to the old one. webteam@gatech.edu
*********************************

Contact

Jackie Nemeth

School of Electrical and Computer Engineering

404-894-2906

Sidebar Content
No sidebar content submitted.
Summaries

Summary Sentence:

ECE Ph.D. student Siddharth Ravichandran has been chosen for the IEEE Electronics Packaging Society (EPS) Ph.D. Fellowship Award.

Full Summary:

ECE Ph.D. student Siddharth Ravichandran has been chosen for the IEEE Electronics Packaging Society (EPS) Ph.D. Fellowship Award.

Media
  • Siddharth Ravichandran Siddharth Ravichandran
    (image/jpeg)

Siddharth Ravichandran has been chosen for the IEEE Electronics Packaging Society (EPS) Ph.D. Fellowship Award. He is a third-year Ph.D. student in the Georgia Tech School of Electrical and Computer Engineering (ECE) and is advised by ECE Professor Emeritus Rao Tummala.

This fellowship is given to an exceptional student pursuing a doctorate degree within the IEEE EPS technical field. Ravichandran will be recognized in person for this award during the 2021 IEEE Electronic Components Technology Conference (ECTC), to be held June 1-4, 2021 in San Diego, California, since this year’s conference is being held in a virtual format.

Ravichandran received this award for demonstrating exceptional ability to perform independent research in the field of electronic packaging and for his contributions to the development of 3D Glass Panel Embedded (GPE) Packages with superior bandwidth than with silicon interposers for ultra-high bandwidth in high-performance computing (HPC).

With the slowing down of Moore's law scaling, HPC systems today pursue heterogeneous integration of processor cores and memory chips on the same package. Hence, the bandwidth and power efficiency of chip-to-chip communication becomes the limiting factor in scaling system performance. Ravichandran’s research is on designing and demonstrating a novel 3D packaging architecture using glass-based panel embedding to achieve superior bandwidth and power efficiency than the current state-of-the-art silicon interposer packages in a low-cost and thermo-mechanically reliable fashion.

Apart from high-performance computing, Ravichandran is also interested in extending his research to other applications, including 5G and mm-wave packaging. He has received several other recognitions for his work. Ravichandran won the IEEE EPS Packaging Vision contest in 2019 and was invited to present at the plenary session of the IEEE ECTC, held in Las Vegas, Nevada in 2019. He also won the best paper award at the 2018 IMAPS International Symposium on Microelectronics, held in Pasadena, California.

Ravichandran started his Ph.D program in ECE at Georgia Tech in 2017. He received his master's in ECE from Rutgers University in 2016 and his bachelor's in ECE from the College of Engineering - Guindy, located in Chennai, India, in 2013.

 

Related Links

Additional Information

Groups

School of Electrical and Computer Engineering

Categories
Student and Faculty, Student Research, Research, Engineering, Nanotechnology and Nanoscience, Physics and Physical Sciences
Related Core Research Areas
Electronics and Nanotechnology, Materials
Newsroom Topics
No newsroom topics were selected.
Keywords
Siddharth Ravichandran, Georgia Tech, School of Electrical and Computer Engineering, IEEE, IEEE Electronics Packaging Society, Rao Tummala, IEEE Electronic Components Technology Conference, electronic packaging, 3D glass panel embedded packages, high-performance computing, moore's law, chip-to-chip communication, scaling system performance, 3D packaging architecture, glass-based panel embedding, silicon interposer packages, 5G, mm-wave packaging
Status
  • Created By: Jackie Nemeth
  • Workflow Status: Published
  • Created On: May 5, 2020 - 12:41pm
  • Last Updated: May 5, 2020 - 12:42pm