Nano@Tech: System Scaling through Heterogeneous Integration

*********************************
There is now a CONTENT FREEZE for Mercury while we switch to a new platform. It began on Friday, March 10 at 6pm and will end on Wednesday, March 15 at noon. No new content can be created during this time, but all material in the system as of the beginning of the freeze will be migrated to the new platform, including users and groups. Functionally the new site is identical to the old one. webteam@gatech.edu
*********************************

Event Details
Contact

David Gottfried: 404.894.0479
david.gottfried@ien.gatech.edu

Summaries

Summary Sentence: Nano@Tech is an organization comprised of professors and graduate and undergraduate students from Georgia Tech and nearby academic institutions, as well as professionals from the corresponding scientific community that are interested in nanotechnology.

Full Summary: No summary paragraph submitted.

Madhavan Swaminathan
John Pippin Chair in Microsystems Packaging & Electromagnetics 
School of Electrical and Computer Engingeering

Abstact: A combination of "Moore" (IC) and "More than Moore" (package) scaling has led to the shrinking of electronic systems over the last several decades. As scaling continues beyond CMOS to include advanced devices, scaling of the package needs to continue to enable system scaling, leading to the integration and miniaturization of systems. This requires new technologies for package integration which when connected to assembled ICs leads to System on Package (SoP) solutions that have superior performance and size as compared to current technologies. This presentation will discuss advanced SoP platforms for integration with a focus on heterogeneity for a variety of applications that include AI, HPC, Power Electronics, mmWave to name a few. The inter-disciplinary nature of the research will be highlighted based on faculty interactions between four different schools at GT.

Bio:  Madhavan Swaminathan is the John Pippin Chair in Microsystems Packaging & Electromagnetics in the School of Electrical and Computer Engineering (ECE) with a joint appointment in the School of Materials Science and Engineering (MSE), and was recently appointed Director of the 3D Systems Packaging Research Center (PRC), GT. He also serves as the Site Director for the NSF Center for Advanced Electronics through Machine Learning (CAEML). He formerly held the position of Founding Director, Center for Co-Design of Chip, Package, System (C3PS), Joseph M. Pettit Professor in Electronics in ECE and Deputy Director of the Packaging Research Center (NSF ERC), GT. Prior to joining GT, he was with IBM working on packaging for supercomputers. He is the author of 500+ refereed technical publications, holds 30 patents, primary author and co-editor of 3 books, founder and co-founder of two start-up companies, and founder of the IEEE Conference Electrical Design of Advanced Packaging and Systems (EDAPS), a premier conference sponsored by the EPS society. He is an IEEE Fellow and has served as the Distinguished Lecturer for the IEEE EMC society. He received his MS/PhD degrees in Electrical Engineering from Syracuse University in 1989 and 1991, respectively.

Additional Information

In Campus Calendar
Yes
Groups

3D Systems Packaging Research Center, Georgia Electronic Design Center (GEDC), Institute for Electronics and Nanotechnology, NanoTECH, The Center for MEMS and Microsystems Technologies

Invited Audience
Faculty/Staff, Postdoc, Public, Graduate students, Undergraduate students
Categories
Seminar/Lecture/Colloquium
Keywords
Institute for Electronics and Nanotechnology, Georgia Electronic Design Center, Institute for Materials, Nanotechnology, Electrical and Computer Engineering, system miniaturization, Electronics Packaging
Status
  • Created By: Christa Ernst
  • Workflow Status: Published
  • Created On: Jun 6, 2019 - 12:50pm
  • Last Updated: Aug 7, 2019 - 3:51pm