Ph.D. Dissertation Defense - Sen Yang

*********************************
There is now a CONTENT FREEZE for Mercury while we switch to a new platform. It began on Friday, March 10 at 6pm and will end on Wednesday, March 15 at noon. No new content can be created during this time, but all material in the system as of the beginning of the freeze will be migrated to the new platform, including users and groups. Functionally the new site is identical to the old one. webteam@gatech.edu
*********************************

Event Details
  • Date/Time:
    • Wednesday December 13, 2017 - Thursday December 14, 2017
      10:00 am - 11:59 am
  • Location: Room 3402, Klaus
  • Phone:
  • URL:
  • Email:
  • Fee(s):
    N/A
  • Extras:
Contact
No contact information submitted.
Summaries

Summary Sentence: Load Balancing in Switch Networks

Full Summary: No summary paragraph submitted.

TitleLoad Balancing in Switch Networks

Committee:

Dr. Jun Xu, CoC, Chair , Advisor

Dr. Henry Owen, ECE

Dr. Ellen Zegura, CoC

Dr. Gee-Kung Chang, ECE

Dr. Siva Theja Maguluri, ISyE

Abstract:

The object of this dissertation research is to explore and analyze advanced high-performance load-balanced switch architectures that can scale well in both switch size (in terms of the number of switch ports) and link speed, provide throughput guarantees, achieve low latency, and maintain packet ordering. Load-balanced switch (LBS) architectures are known to be scalable in both size and speed, which is of interest due to the continued exponential growth in Internet traffic. However, the main drawback of load-balanced switches is that packets can depart out of order from the switch, while all the proposed modifications mitigating this packet reordering problem tend to increase packet delay significantly in comparison to the basic load-balanced switch. In this dissertation research, we investigated several different methodologies to address this issue. The first approach we considered is to rectify the packet reordering problem by simply buffering and re-sequencing the out-of-order packets at the switch outputs. We formally bound the worst-case amount of time that a packet has to wait in these output reordering buffers before it is guaranteed to be ready for in-order departure with high probability, and we prove that this bound is linear with respect to the switch size. The second approach we considered is a randomized load-balancing scheme which forces all packets belonging to the same application flow to be routed through the same path through the switch, together with two safety mechanisms that can uniformly diffuse packets across the switch whenever there is a build-up of packets waiting to route through the some intermediate port. Although simple and intuitive, our experimental results show that our schemes substantially outperforms existing load-balanced switch architectures.

Additional Information

In Campus Calendar
No
Groups

ECE Ph.D. Dissertation Defenses

Invited Audience
Public
Categories
Other/Miscellaneous
Keywords
Phd Defense, graduate students
Status
  • Created By: Daniela Staiculescu
  • Workflow Status: Published
  • Created On: Nov 14, 2017 - 5:21pm
  • Last Updated: Nov 14, 2017 - 5:21pm