*********************************
There is now a CONTENT FREEZE for Mercury while we switch to a new platform. It began on Friday, March 10 at 6pm and will end on Wednesday, March 15 at noon. No new content can be created during this time, but all material in the system as of the beginning of the freeze will be migrated to the new platform, including users and groups. Functionally the new site is identical to the old one. webteam@gatech.edu
*********************************
Atlanta, GA | Posted: May 10, 2017
Jackie Nemeth
School of Electrical and Computer Engineering
404-894-2906
Summary Sentence:
ECE Ph.D. student Saad Bin Nasir won the Best Student Paper Award at the 2017 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), held May 1-5 in McLean, Virginia.
Full Summary:
ECE Ph.D. student Saad Bin Nasir won the Best Student Paper Award at the 2017 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), held May 1-5 in McLean, Virginia.
Saad Bin NasirSaad Bin Nasir, a Ph.D. student in the Georgia Tech School of Electrical and Computer Engineering (ECE), won the Best Student Paper Award at the 2017 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), held May 1-5 in McLean, Virginia. He is advised by ECE Associate Professor Arijit Raychowdhury and is a member of the Integrated Circuits and Systems Research Lab.
Nasir’s paper is entitled "High Efficiency Power Side-Channel Attack Immunity using Noise Injection in Attenuated Signature Domain” and is a collaboration with Raychowdhury; Debayan Das, Shovan Maity, and Shreyas Sen at the SPARC Lab at Purdue University; and the Emerging Security Lab at Intel.
Side-Channel Attacks (SCA) focus on measuring physical side-channel information leaked from computationally secure cryptographic engines to attack and expose a secret key. Power Side-Channel uses the power/current consumption of the cryptographic IC. This work proposes embedding the cryptographic engine in signature-attenuating dual-loop hardware (a novel shunt low-dropout regulator, LDO-based on Switched Mode Control), along with tiny noise injection to demonstrate highly efficient protection against Power SCA. Modeling, test-chip development, and testing were carried out in 130nm CMOS technology.
